Abstract
INTRODUCTION
Linearity is one of the most imponant specifications of an analog-to-digital converter (ADC). especially in high-speed and high-dynamic-range applications such as cellular base-station transceivers and multi-standard sonware radios. These modem communication systems with the ultimate goal of directly digitizing the RF signal [I] Will require high-resolution highlylinear ADCs [2,3]. This is due to the wide bandwidth of the signal and the density of signal information. The dynamic range of an ADC is mostly expressed by the spurious-he dynamic range (SFDR) [2] ;and simal to noise and distortion ratio (SNDR). The SFDR of an ADC is defined as the difference in decibel, between the full-scale fundamental tone and the largest spurious fiannonic) component in the output specuum. In addition the SNDR is defined as the ratio of the signal power to the total noise and harmonic power at the outpuL when the input is a sine wave [4].
Pipeline ADCs (Figure 1) are the most popular architecture in high-speed medium-to-high-resolution applications. There have been several approaches proposed in literature for characterizing and calculating the non-linearity parameters of pipeline ADCs. In [5] a complete study of intepal non-linearity (INL) and differential non-IineaIity (DNL) parameters is presented, whereas the dynamic parameters i.e. SFDR and SNDR are not considered. In [6] the total SFDR of a pipeline ADC is roughly approximated; but it does not present an exact relationship for the total SFDR. However, in this paper a comprehensive analysis of the dynamic non-linear effects in a pipeline ADC is presented. A set of accurate closed-form equations for the SFDR and SNDR which can be used in developing automated design CAD tools is also presented. The effects of the non-idealities in the residue-amplifier gain values arisen from circuit imperfections such as mismatch in capacitor values, finite DC gain of the operational amplifiers, and the settling errors of the residue amplifiers. in the SFDR and SNDR values of a pipeline ADC are investigated and the total spurious signal and total noise and distortion power are calculated. Finally, the behavioral Monte-Carlo simulation results are presented that clearly verify the accuracy of the given simple closed-form relations. 
QUANTIZATION NON-LINEARITY
In an ideal quantizer, when no non-linearity and noire except the quantization non-linearity is existent, it has been shown that the maximum SNDR is where n is the ADC resoluuon. In this case, the spurious signal is only produced by the quantization non-linearity. If a sine wave is passed through an ideal quantizer, the Fourier series of the output signal leads to the closed-form expression for the magnitudes of the harmonic signals [7] as where xi is the ith quanuzed level. The largest harmonic component (named HJ is about 9n-c dB below the fundamental component [7] where the resolutiondependent offset c ranges from 0 for low resolutions to 6 for high resolutions (or even 8 for more than 12-bit resolutions). Thus, the SFDR is approximated by These equations obrained for an ideal quantization system, express that increasing one bit in the ADC resolution results in a 6dB inaease in the SNDR value and a 9dB improvement in the SFDR value.
EFFECTS OF NON-IDEALITIES IN ADC LINEARITY
In a pipeline ADC shown in Figure 1 , circuit imperfections such as capacitor mismatches, finite opamp DC gains, and incomplete settling of the residue amplifiers deteriorate the linearity of the ADC transfer function. For every stage of an ADC, with 1 hit of resolution (m,=l), one can write 181
where 8,. r,, a,, h, T. r,, AC/C, are the output digit, the output residue signal, the gain, the feedback factor. the dedicated time for settling, the time constant of the system, and the normalized capacitance mismatch of the. ith residue stage. With these definitions. it is assumed that the sampling and amplification capacitors of the I-bit stage have the deterministic values of C+ACi2 and C-ACl2, rcspcctivcly, and the statistical behavior of the capacitive mismatch and gain are not considered yet. xj is the input signal of the ith stage that is also the residue signal of the previous stage. In order to have shorter expressions for the equations, we define ail =.
and assuming V&I, we can rewrite ( 5 ) as
Assuming that rl i.e. the residue of the first stage is perfectly digitized by the following stages and no error is added to its value, it can be stated that the digital equivalent value for the output word of the ADC, is obtained from Making usc of (4) and (7) in (8) result in
In an ideal ADC the input-output transfer curve is a straight line with a gain of unity (Figure 2(a) ). Howevcr, as shown in (Y), a non-ideality in the first stage leads to a total gain error of (I+Sg,+%SCJ instcad of I and a breaking point at zero in the input-output curve as shown in Figure 2 (b). This breaking point caused by the first stage non-ideality leads to a non-linearity in the entire ADC. Of course. the jump value at this breaking point located at zero in a practical convener is also affected by the non-ideality of the succeeding stages. In order to investigate this effect, consider that the second stage has a non-ideal transfer characteristics cxpresscd by (4) and (5). The digital cquivalcnt of the second stage input, I , , can be determined as follows Hence, the second stage non-ideality leads to 3 brcaking points as depicted in Figure 2 (c). It can be easily shown that the hcight ofthe jump at the middle breaking paint, located at zero. is equal to +"t6g2. The height of the breaking point at zero for the combination of two non-ideal stages will be determined by the sum of the effects of both stages,as (Sgl+8Cl+Y&). The effect of other two breaking points arisen from the second stage will be discussed when the second stage non-linearity effects are discussed.
In a 1.5-bit residue stage considering the fact that the amplifier's gain is again equal to 2, it can be easily shown that ( where Ae,i2 is the jump at -% and 'A. Since this jump will be affected by its following stage, using similar strategy stated for the I-bit case, it can be shown that for a 1.5-bit stage Aei is equal to
It is cvidcnt that (13) is obtained assuming a deterministic behavior for capacitive mismatches and also gain errors. To have a statistical approach. assume that the Sg, and K, are normally-distributed variables with variance of >sg, and d6ci.
respectively. Therefore, Ae, will be a normallydisuibuted variable with the variance value of
Here it is assumed that the mean values of Sg, and SC, are zero.
In order to determine the power of the total harmonics of such an ADC, an ideal n-bit quantizer following a non-ideal system with a transfer function offc.) exprcssed in (12) is considered.
Assuming a sine-wave input x(t)=cos(t). using Fourier series expansion, one can write
Be,= Sg,+6C,-%SC,,,
nlAee,= ddC,+dSp,+$SC,,,/4
03,: = 0.1SSAei (18) In order to calculate the effect of this harmonic component in the digital equivalent of the input of the entire ADC, the magnitude of the harmonic component is divided by the voltage gain of the preceding stages as a3-inpur rrae,ed =0.15Sx2~('~')Aei (19) In the entire ADC, with non-idealities in all stages, it can be stated that the third harmonic component is derived from the summation of the third harmonic components of all residue stages, therefore As Ae,s are stochastic variables with normal distribution, the third harmonic of the convener is also a normally-distributed variable with the variance value of i=l Since Ae,s are not totally uncorrelaled, for (21) to be true, it can be shown that c?A~, should be changed as
SFDR CALCULATION 4.1 Residue Stages of 1.5 Bits
In order to calculate the spurious-free dynamic range of the pipclinsd ADC composed of I .S-bit residue amplifiers, the largest harmonic component should be determined. It is known that the largest harmonic component caused by the quantization non-linearity (named H, , ) is certainly not the third harmonic campanent [7] and its magnitude is 9n-c dB below the fundamental component 171. Therefore, it can be concluded that the magnitude of the largest spurious signal is the maximum value of either a, determined in (20) or H,, As a result, the spurious-free dynamic range is obtained from As can bc sccn from (25) and (26), every halving A E results in 3dB improvement in SFDR. Besides, the non-idealities of the front-end stages have bigger effect on the total SFDR.
Residue Stages of more than 1.5 Bits
In order to determine the SFDR in an ADC with stage resolutions of more than one effective bit, the input-output transfer function for a residue amplifier of m effective bits should be calculated. In a conventional m-effective-bit residue stage with Zm equal capacitors. the input-output transfer function of the residue amplifier is obtained from [9] where dk is either 0 or *I, depending on the sub-ADC outcome. 
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SNDR CALCULATION
The total invut-referred distonion of the converter can be ~~ where ai is the magnitude of the ith input-referred harmonic component of the entire convener. As the harmonic components of the converter stages are assumed uncorrelated. in order to estimate the average power of the spurious signals due to circuit imperfections, the input-referred spurious power of each stage should be calculated (using (31) and (36)) and then added to estimate that of the entire ADC. This will lead to an estimation of the total S O U~~O U S Dower as where f is a fitting parametcr equal to 0.95. This distortion power is added to what arises from quantization non-linearity, thus and V,, is the full-scale (reference) voltage of the convener.
As considered in (15), the amplitude of the input sine wavc is I and so V F~2 . Therefore
By using (38) and (39). the total distortion plus noise is obtained 
SIMULATION RESULTS
A complete ADC circuit has a great number of devices and a comprehensive Monte-Carlo SPICE simulation through a large number of paints (to extract the exact value of the SFDR and SNDR) is time consuming. Hence, in order to model the behavior of a pipeline ADC, using MATLAB a behavioral simulation tool of such an ADC in which the non-ideal agents of the residue stages are takes into account, is developed. In order to simulate the residue stages behaviorally, equations (I I) and (27) were employed. In order to estimate the value of SFDR and SNDR when the statistical behavior of Sg and dC are known, a
Monte-Carlo simulation with normal distribution for Sg and SC is performed and then the average power of the largest spurious signal and the average value ofthe total spurious power is used to extract the value of the SFDR and SNDR, respectively. Figure 4 shows the dependency of the total SFDR and SNDR of a 12-bit pipeline ADC with a first-stage resolving 3-effective bits and 1.5 bits for all other stages on the values of cap for two values of 0 6~. A good agreement between the proposed formulas and simulation results is again achieved.
CONCLUSION
In this paper, a fully analytical approach to the estimation of the statistics of SFDR and SNDR for a pipeline ADC is presented.
Using the proposed simple closed-form formulas for SFDR and SNDR, the required accuracies of the residue-amplifiers gain values as well as the mismatches in the capacitors to satisfy a panicular SFDR and a specific distonion budget can be extracted. The Monte-Carlo simulation results confirm the accuracy of the proposed formulas. These formulas can be employed in CAD tools as well as hand calculation in pipeline ADC designs. 
